High Speed Low Area DA Based FIR Filter Using EGDI Adder

نویسندگان

چکیده

In this paper we proposed a novel enhanced gate diffusion (EGDI) adder is designed and implemented in Distributed Arithmetic (DA) based Finite Impulse Response (FIR) filter. Generally multipliers, adders shift accumulators are the basic blocks present FIR filters. The hardware architecture of multipliers very high. To get rid this, multiplier less needed So place key role filters which will occupy area increase speed. reduce further DA using increases operation speed filter at same time be decreased. design synthesized Synapsis compiler tool. area, power delay product, frequency, product calculated. When observe synthesis results, has 15% high frequency rate when compare with existing design. Also more useful signal processing applications like decision feed-back equalizer.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

VLSI Implementation of FIR Filter Using Computational Sharing Multiplier Based on High Speed Carry Select Adder

Recent advances in mobile computing and multimedia applications demand high-performance and lowpower VLSI Digital Signal Processing (DSP) systems. One of the most widely used operations in DSP is Finite-Impulse Response (FIR) filtering. In the existing method FIR filter is designed using array multiplier, which is having higher delay and power dissipation. The proposed method presents a program...

متن کامل

High Speed FIR Filter Based on Truncated Multiplier and Parallel Adder

High speed Finite Impulse Response filter (FIR) is designed using the concept of faithfully rounded truncated multiplier and parallel prefix adder. The bit width is also optimized without sacrificing the signal precision. A transposed form of FIR filter is implemented using an improved version of truncated multiplier and parallel prefix adder. Multiplication and addition is frequently required ...

متن کامل

Low-Power, High-Throughput and Low-Area Adaptive Fir Filter Based On Distributed Arithmetic Using FPGA

A unique pipelined architecture implementation of adaptive filter based on Distributed Arithmetic (DA) for low-power, high-throughput and low-space. Filtering process involves more space and is not used for higher order filters, therefore it provides a great attrition in the throughput. These are problems that have been overcome by effectual DA formulation of adaptive filters. Distributed Arith...

متن کامل

High Throughput Da-based Fir Filter for Fpga Implementation

In this paper, we present the design optimization of oneand two-dimensional fully-pipelined computing structures for areadelay-power-efficient implementation of finite impulse response (FIR) filter by systolic decomposition of distributed arithmetic (DA)based inner-product computation. The systolic decomposition scheme is found to offer a flexible choice of the address length of the look-up-tab...

متن کامل

A Novel Full Adder with High Speed Low Area

In most of the digital systems adder lies in the critical path that effects the overall speed of the system. So enhancing the performance of the 1-bit full adder cell is the main design aspect. The paper proposes the novel design of a 3T XOR gate combining complementary CMOS with pass transistor logic. The design has been compared with earlier proposed 4T and 6T XOR gates and a significant impr...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: International Journal of Integrated Engineering

سال: 2022

ISSN: ['2229-838X', '2600-7916']

DOI: https://doi.org/10.30880/ijie.2022.14.07.010